




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



### PAD FUNCTION

- 1 D1
- 2 S1
- 3 IN1
- 4 NC
- 5 GND
- 6 V-
- 7 IN2
- 8 S2
- 9 D2
- 10 V+

NC = NO CONNECT

### NOTE:

Chip back must be connected to V+

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential: See Above**  
**Mask Ref: -**  
**Bond Pads : .004" min.**

APPROVED BY: CD

MFG: Intersil

DIE SIZE : .088" x .098"

THICKNESS: .020" ± .003"

DATE: 6/28/02

P/N: DG300A